



**X2-Class HiPerFET™
Power MOSFET**
**IXFH80N65X2
IXFK80N65X2**
 **$V_{DSS} = 650V$
 $I_{D25} = 80A$
 $R_{DS(on)} \leq 38m\Omega$**
**N-Channel Enhancement Mode
Avalanche Rated
Fast Intrinsic Diode**


TO-247 (IXFH)



TO-264P (IXFK)


 G = Gate D = Drain
 S = Source Tab = Drain

Symbol	Test Conditions	Maximum Ratings	
V_{DSS}	$T_J = 25^\circ C$ to $150^\circ C$	650	V
V_{DSS}	$T_J = 25^\circ C$ to $150^\circ C$, $R_{GS} = 1M\Omega$	650	V
V_{GSS}	Continuous	± 30	V
V_{GSM}	Transient	± 40	V
I_{DSS}	$T_c = 25^\circ C$	80	A
I_{DM}	$T_c = 25^\circ C$, Pulse Width Limited by T_{JM}	160	A
I_A	$T_c = 25^\circ C$	20	A
E_{AS}	$T_c = 25^\circ C$	3	J
dv/dt	$ I_S \leq I_{DM} $, $V_{DD} \leq V_{DSS}$, $T_J \leq 150^\circ C$	50	V/ns
P_D	$T_c = 25^\circ C$	890	W
T_J		-55 ... +150	$^\circ C$
T_{JM}		150	$^\circ C$
T_{stg}		-55 ... +150	$^\circ C$
T_L	Maximum Lead Temperature for Soldering	300	$^\circ C$
T_{solo}	1.6 mm (0.062in.) from Case for 10s	260	$^\circ C$
M_d	Mounting Torque	1.13 / 10	Nm/lb.in
Weight	TO-247 TO-264P	6 10	g g

Symbol	Test Conditions ($T_J = 25^\circ C$, Unless Otherwise Specified)	Characteristic Values		
		Min.	Typ.	Max.
BV_{DSS}	$V_{GS} = 0V$, $I_D = 1mA$	650		V
$V_{GS(on)}$	$V_{DS} = V_{GS}$, $I_D = 4mA$	2.7		V
I_{GSS}	$V_{GS} = \pm 30V$, $V_{DS} = 0V$			± 100 nA
I_{oss}	$V_{DS} = V_{DSS}$, $V_{GS} = 0V$ $T_J = 125^\circ C$			50 μA 3 mA
$R_{DS(on)}$	$V_{GS} = 10V$, $I_D = 0.5 \cdot I_{DSS}$, Note 1			38 m Ω

Features

- International Standard Packages
- Low $R_{DS(on)}$ and Q_G
- Avalanche Rated
- Low Package Inductance

Advantages

- High Power Density
- Easy to Mount
- Space Savings

Applications


- Switch-Mode and Resonant-Mode Power Supplies
- DC-DC Converters
- PFC Circuits
- AC and DC Motor Drives
- Robotics and Servo Controls



IXFH80N65X2
IXFK80N65X2


Symbol	Test Conditions ($T_J = 25^\circ\text{C}$, Unless Otherwise Specified)	Characteristic Values		
		Min.	Typ.	Max
g_{fs}	$V_{GS} = 10\text{V}$, $I_D = 0.5 \cdot I_{DSS}$, Note 1	33	55	S
R_{GI}	Gate Input Resistance		0.6	Ω
C_{iss} C_{oss} C_{rss}	$V_{GS} = 0\text{V}$, $V_{DS} = 25\text{V}$, $f = 1\text{MHz}$	8300	pF	
		5010	pF	
		1.6	pF	
Effective Output Capacitance				
$C_{o(ar)}$	Energy related } $V_{GS} = 0\text{V}$	280	pF	
$C_{o(tr)}$	Time related } $V_{GS} = 0.8 \cdot V_{DS}$	1160	pF	
$t_{d(on)}$ t_r $t_{d(off)}$ t_f	Resistive Switching Times $V_{GS} = 10\text{V}$, $V_{DS} = 0.5 \cdot V_{DSS}$, $I_D = 0.5 \cdot I_{DSS}$ $R_G = 3\Omega$ (External)	32 24 70 11	ns ns ns ns	
$Q_{g(on)}$ Q_{gs} Q_{gd}	$V_{GS} = 10\text{V}$, $V_{DS} = 0.5 \cdot V_{DSS}$, $I_D = 0.5 \cdot I_{DSS}$	140 50 40	nC nC nC	
R_{thJC}			0.14	°C/W
R_{thGS}		0.21		°C/W
R_{thGS}		0.15		°C/W

TO-247 Outline



SYM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.195	.205	4.93	5.30
A1	.070	.100	2.29	2.54
A2	.075	.095	1.91	2.16
b	.045	.055	1.14	1.40
B2	.075	.097	1.91	2.20
b4	.115	.126	2.93	3.20
C	.014	.021	0.61	0.50
D	.819	.840	20.80	21.34
D1	.650	.690	16.51	17.53
D2	.650	.700	16.51	17.75
E	.650	.675	16.51	17.13
E1	.545	.565	13.84	14.75
e	.215 BSC		5.45 BSC	
--	--	--	--	0.75
K	--	--	--	0.74
L	.790	.810	19.91	20.51
L1	.150	.170	3.81	4.37
Q	.140	.144	3.55	3.60
Q1	.275	.290	6.99	7.31
Q2	.250	.264	6.32	6.51
R	.170	.190	4.32	4.81
	.242 BSC		6.15 BSC	

TO-264P Outline



SYM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.185	.209	4.70	5.30
A1	.102	.118	2.60	3.00
b	.035	.049	0.90	1.25
b1	.091	.105	2.30	2.70
b2	.110	.126	2.80	3.20
c	.020	.033	0.50	0.85
D	1.012	1.035	25.70	26.30
D1	.783	.799	19.90	20.30
D2	.185	.205	4.70	5.20
E	.776	.799	19.70	20.30
E1	.661	.677	16.80	17.20
e	.215 BSC		5.46 BSC	
L	.768	.807	19.50	20.50
L1	.091	.106	2.30	2.70
Q	.228	.244	5.80	6.20
Q1	.346	.362	8.80	9.20
R	.150	.165	3.80	4.20
R1	.071	.087	1.80	2.20

PRELIMINARY TECHNICAL INFORMATION

The product presented herein is under development. The Technical Specifications offered are derived from a subjective evaluation of the design, based upon prior knowledge and experience, and constitute a "considered reflection" of the anticipated result. IXYS reserves the right to change limits, test conditions, and dimensions without notice.

IXYS Reserves the Right to Change Limits, Test Conditions, and Dimensions.

IXYS MOSFETs and IGBTs are covered by one or more of the following U.S. patents: 4,835,582 4,931,844 5,049,961 5,237,481 6,162,665 6,404,065B1 6,683,344 6,727,585 7,005,734B2 7,157,338B2 4,860,072 5,017,508 5,063,307 5,381,025 6,259,123B1 6,534,343 6,710,405B2 6,759,692 7,063,975B2 4,881,106 5,034,798 5,187,117 5,486,715 6,306,728B1 6,583,505 6,710,483 6,771,478B2 7,071,537







Fig. 1. Output Characteristics @ $T_J = 25^\circ\text{C}$

Fig. 2. Extended Output Characteristics @ $T_J = 25^\circ\text{C}$

Fig. 3. Output Characteristics @ $T_J = 125^\circ\text{C}$

Fig. 4. $R_{DS(on)}$ Normalized to $I_D = 40\text{A}$ Value vs. Junction Temperature

Fig. 5. $R_{DS(on)}$ Normalized to $I_D = 40\text{A}$ Value vs. Drain Current

Fig. 6. Normalized Breakdown & Threshold Voltages vs. Junction Temperature








Fig. 7. Maximum Drain Current vs. Case Temperature

Fig. 8. Input Admittance

Fig. 9. Transconductance

Fig. 10. Forward Voltage Drop of Intrinsic Diode

Fig. 11. Gate Charge

Fig. 12. Capacitance


Fig. 13. Output Capacitance Stored Energy




Fig. 14. Forward-Bias Safe Operating Area




Fig. 15. Maximum Transient Thermal Impedance

